15-213

Virtual Memory
October 13, 2008

Topics

- Address spaces
- Motivations for virtual memory
- Address translation
- Accelerating translation with TLBs
A System Using Physical Addressing

Used by many digital signal processors and embedded microcontrollers in devices like phones and PDAs.
One of the great ideas in computer science. Used by all modern desktop and laptop microprocessors.
Address Spaces

A *linear address space* is an ordered set of contiguous nonnegative integer addresses:

\[ \{0, 1, 2, 3, \ldots \} \]

A *virtual address space* is a set of \( N = 2^n \) *virtual addresses*:

\[ \{0, 1, 2, \ldots, N-1\} \]

A *physical address space* is a set of \( M = 2^m \) (for convenience) *physical addresses*:

\[ \{0, 1, 2, \ldots, M-1\} \]

In a system based on virtual addressing, each byte of main memory has a virtual address *and* a physical address.
Why Virtual Memory?

(1) VM uses main memory efficiently
- Main memory is a cache for the contents of a virtual address space stored on disk.
- Keep only active areas of virtual address space in memory.
- Transfer data back and forth as needed.

(2) VM simplifies memory management
- Each process gets the same linear address space.

(3) VM protects address spaces
- One process can’t interfere with another.
  - Because they operate in different address spaces.
- User process cannot access privileged information.
  - Different sections of address spaces have different permissions.
(1) VM as a Tool for Caching

*Virtual memory* is an array of N contiguous bytes stored on disk.

The contents of the array on disk are cached in *physical memory (DRAM cache)*.
DRAM Cache Organization

DRAM cache organization driven by the enormous miss penalty
- DRAM is about 10x slower than SRAM
- Disk is about 100,000x slower than a DRAM

DRAM cache properties
- Large page (block) size (typically 4-8 KB)
- Fully associative
  - Any virtual page can be placed in any physical page
- Highly sophisticated replacement algorithms
- Write-back rather than write-through
A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages.

- Kernel data structure in DRAM

<table>
<thead>
<tr>
<th>Physical page number or disk address</th>
<th>PTE 0</th>
<th>PTE 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>null</td>
<td>null</td>
</tr>
</tbody>
</table>

- Memory resident page table (DRAM)

- Physical memory (DRAM)
  - VP 1
  - VP 2
  - VP 7
  - VP 4

- Virtual memory (disk)
  - VP 1
  - VP 2
  - VP 3
  - VP 4
  - VP 6
  - VP 7
A **page hit** is a reference to a VM word that is in physical (main) memory.
A page fault is caused by a reference to a VM word that is not in physical (main) memory.

- Example: A instruction references a word contained in VP 3, a miss that triggers a page fault exception

![Diagram showing page fault handling]
The kernel’s page fault handler selects VP 4 as the victim and replaces it with a copy of VP 3 from disk (*demand paging*).

- When the offending instruction restarts, it executes normally, without generating an exception.
Servicing a Page Fault

(1) Processor signals controller
- Read block of length $P$ starting at disk address $X$ and store starting at memory address $Y$

(2) Read occurs
- Direct Memory Access (DMA)
- Under control of I/O controller

(3) Controller signals completion
- Interrupt processor
- OS resumes suspended process
**Allocating Virtual Pages**

**Example: Allocating new virtual page VP5**

- Kernel allocates VP 5 on disk and points PTE 5 to this new location.

![Diagram showing memory layout with PTE and disk allocation]
Locality to the Rescue

Virtual memory works because of locality.

At any point in time, programs tend to access a set of active virtual pages called the \textit{working set}.

- Programs with better temporal locality will have smaller working sets.

If working set size \(<\) main memory size
- Good performance after initial compulsory misses.

If working set size \(>\) main memory size
- \textit{Thrashing}: Performance meltdown where pages are swapped (copied) in and out continuously
(2) VM as a Tool for Memory Mgmt

Key idea: Each process has its own virtual address space

- Simplifies memory allocation, sharing, linking, and loading.

![Virtual Address Space Diagram]

- Virtual Address Space for Process 1:
  - 0: VP 1
  - N-1: VP 2

- Virtual Address Space for Process 2:
  - 0: VP 1
  - N-1: VP 2

- Address Translation:
  - 0: PP 2
  - M-1: PP 10

- Physical Address Space (DRAM)
  - (e.g., read/only library code)
Simplifying Sharing and Allocation

Sharing code and data among processes
- Map virtual pages to the same physical page (PP 7)

Memory allocation
- Virtual page can be mapped to any physical page

Virtual Address Space for Process 1:
- VP 1
- VP 2
- ... (Virtual pages)

Virtual Address Space for Process 2:
- VP 1
- VP 2
- ... (Virtual pages)

Address Translation
- 0
- N-1

Physical Address Space (DRAM)
- 0
- PP 2
- PP 7
- PP 10
- M-1

(e.g., read/only library code)
Simplifying Linking and Loading

Linking
- Each program has similar virtual address space
- Code, stack, and shared libraries always start at the same address.

Loading
- `execve()` maps PTEs to the appropriate location in the executable binary file.
- The `.text` and `.data` sections are copied, page by page, on demand by the virtual memory system.

Kernel virtual memory
- User stack (created at runtime)
- Memory mapped region for shared libraries
- Run-time heap (created at runtime by malloc)
- Read/write segment (.data, .bss)
- Read-only segment (.init, .text, .rodata)
- Unused

Memory invisible to user code
- `%esp` (stack ptr)
- `brk`

Loaded from executable file
Extend PTEs with permission bits.

Page fault handler checks these before remapping.
- If violated, send process SIGSEGV (segmentation fault)

Page tables with permission bits

| Process i: | VP 0: | No | Yes | No | PP 6 |
| VP 1:     | No   | Yes | Yes | Yes| PP 4 |
| VP 2:     | Yes  | Yes | Yes | PP 2 |

| Process j: | VP 0: | No | Yes | No | PP 9 |
| VP 1:     | Yes  | Yes | Yes | PP 6 |
| VP 2:     | No   | Yes | Yes | PP 11 |
VM Address Translation

Virtual Address Space
■ \( V = \{0, 1, \ldots, N-1\} \)

Physical Address Space
■ \( P = \{0, 1, \ldots, M-1\} \)
■ \( M < N \) (usually, but \( \geq 4 \) Gbyte on an IA32 possible)

Address Translation
■ MAP: \( V \to P \cup \{\emptyset\} \)
■ For virtual address \( a \):
  ● MAP(a) = \( a' \) if data at virtual address \( a \) at physical address \( a' \) in \( P \)
  ● MAP(a) = \( \emptyset \) if data at virtual address \( a \) not in physical memory
    » Either invalid or stored on disk
Address Translation with a Page Table

VIRTUAL ADDRESS

Virtual page number (VPN)  Virtual page offset (VPO)

Page table base register (PTBR)

The VPN acts as index into the page table

If valid=0 then page not in memory (page fault)

PHYSICAL ADDRESS

Physical page number (PPN)  Physical page offset (PPO)
1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) MMU sends physical address to L1 cache
5) L1 cache sends data word to processor
Address Translation: Page Fault

1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) Valid bit is zero, so MMU triggers page fault exception
5) Handler identifies victim, and if dirty pages it out to disk
6) Handler pages in new page and updates PTE in memory
7) Handler returns to original process, restarting faulting instruction.
Page table entries (PTEs) are cached in L1 like any other memory word.

- PTEs can be evicted by other data references
- PTE hit still requires a 1-cycle delay

**Solution:** Cache PTEs in a small fast memory in the MMU.

- Translation Lookaside Buffer (TLB)
Speeding up Translation with a TLB

Translation Lookaside Buffer (TLB)

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for small number of pages
A TLB hit eliminates a memory access.
A TLB miss incurs an additional memory access (the PTE). Fortunately, TLB misses are rare. Why?
Simple Memory System Example

Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes

```
13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

- VPN (Virtual Page Number)
- VPO (Virtual Page Offset)

```
11 10 9 8 7 6 5 4 3 2 1 0
```

- PPN (Physical Page Number)
- PPO (Physical Page Offset)
### Simple Memory System Page Table

- Only show first 16 entries (out of 256)

<table>
<thead>
<tr>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>28</td>
<td>1</td>
<td>08</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>–</td>
<td>0</td>
<td>09</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>02</td>
<td>33</td>
<td>1</td>
<td>0A</td>
<td>09</td>
<td>1</td>
</tr>
<tr>
<td>03</td>
<td>02</td>
<td>1</td>
<td>0B</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>04</td>
<td>–</td>
<td>0</td>
<td>0C</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>05</td>
<td>16</td>
<td>1</td>
<td>0D</td>
<td>2D</td>
<td>1</td>
</tr>
<tr>
<td>06</td>
<td>–</td>
<td>0</td>
<td>0E</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>07</td>
<td>–</td>
<td>0</td>
<td>0F</td>
<td>0D</td>
<td>1</td>
</tr>
</tbody>
</table>
Simple Memory System TLB

TLB

- 16 entries
- 4-way associative

```
+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| 13  | 12  | 11  | 10  |  9  |  8  |  7  |  6  |  5  |  4  |  3  |  2  |  1  |  0  |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
```

```
Set  | Tag | PPN | Valid | Tag  | PPN | Valid | Tag  | PPN | Valid | Tag  | PPN | Valid |
-----|-----|-----|-------|-----|-----|-------|-----|-----|-------|-----|-----|-------|
 0    |  03 | –    |  0    |  09 | 0D  |  1    |  00 | –   |  0    |  07 |  02 |  1    |
 1    |  03 | 2D   |  1    |  02 | –   |  0    |  04 | –   |  0    |  0A | –   |  0    |
 2    |  02 | –    |  0    |  08 | –   |  0    |  06 | –   |  0    |  03 | –   |  0    |
 3    |  07 | –    |  0    |  03 | 0D  |  1    |  0A | 34  |  1    |  02 | –   |  0    |
```
Simple Memory System Cache

Cache

- 16 lines
- 4-byte line size
- Direct mapped

CT  CI  CO
11 10 9  8  7  6  5  4  3  2  1  0

PPN  PPO

<table>
<thead>
<tr>
<th>Idx</th>
<th>Tag</th>
<th>Valid</th>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>Idx</th>
<th>Tag</th>
<th>Valid</th>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19</td>
<td>1</td>
<td>99</td>
<td>11</td>
<td>23</td>
<td>11</td>
<td>8</td>
<td>24</td>
<td>1</td>
<td>3A</td>
<td>00</td>
<td>51</td>
<td>89</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>9</td>
<td>2D</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>1B</td>
<td>1</td>
<td>00</td>
<td>02</td>
<td>04</td>
<td>08</td>
<td>A</td>
<td>2D</td>
<td>1</td>
<td>93</td>
<td>15</td>
<td>DA</td>
<td>3B</td>
</tr>
<tr>
<td>3</td>
<td>36</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>B</td>
<td>0B</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>4</td>
<td>32</td>
<td>1</td>
<td>43</td>
<td>6D</td>
<td>8F</td>
<td>09</td>
<td>C</td>
<td>12</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>5</td>
<td>0D</td>
<td>1</td>
<td>36</td>
<td>72</td>
<td>F0</td>
<td>1D</td>
<td>D</td>
<td>16</td>
<td>1</td>
<td>04</td>
<td>96</td>
<td>34</td>
<td>15</td>
</tr>
<tr>
<td>6</td>
<td>31</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>E</td>
<td>13</td>
<td>1</td>
<td>83</td>
<td>77</td>
<td>1B</td>
<td>D3</td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>1</td>
<td>11</td>
<td>C2</td>
<td>DF</td>
<td>03</td>
<td>F</td>
<td>14</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Address Translation Example #1

Virtual Address 0x03D4

```
13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 0 1 1 1 1 0 1 0 1 0 0
```

```
VPN 0xF  TLBI 3  TLBT 0x03  TLB Hit? Y  Page Fault? NO  PPN: 0x0D
```

Physical Address

```
11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 1 0 1 0 1 0 1 0 0
```

```
CT 0x0D
Offset 0  Cl 0x5
```

```
Hit? Y  Byte: 0x36
```

```
PPN 0x010  PPO
```
Simple Memory System Page Table

- Only show first 16 entries (out of 256)

<table>
<thead>
<tr>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>28</td>
<td>1</td>
<td>08</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>–</td>
<td>0</td>
<td>09</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>02</td>
<td>33</td>
<td>1</td>
<td>0A</td>
<td>09</td>
<td>1</td>
</tr>
<tr>
<td>03</td>
<td>02</td>
<td>1</td>
<td>0B</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>04</td>
<td>–</td>
<td>0</td>
<td>0C</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>05</td>
<td>16</td>
<td>1</td>
<td>0D</td>
<td>2D</td>
<td>1</td>
</tr>
<tr>
<td>06</td>
<td>–</td>
<td>0</td>
<td>0E</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>07</td>
<td>–</td>
<td>0</td>
<td>0F</td>
<td>0D</td>
<td>1</td>
</tr>
</tbody>
</table>
Simple Memory System TLB

**TLB**

- 16 entries
- 4-way associative

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>03</td>
<td>–</td>
<td>0</td>
<td>09</td>
<td>0D</td>
<td>1</td>
<td>00</td>
<td>–</td>
<td>0</td>
<td>07</td>
<td>02</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>03</td>
<td>2D</td>
<td>1</td>
<td>02</td>
<td>–</td>
<td>0</td>
<td>04</td>
<td>–</td>
<td>0</td>
<td>0A</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>–</td>
<td>0</td>
<td>08</td>
<td>–</td>
<td>0</td>
<td>06</td>
<td>–</td>
<td>0</td>
<td>03</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>07</td>
<td>–</td>
<td>0</td>
<td>03</td>
<td>0D</td>
<td>1</td>
<td>0A</td>
<td>34</td>
<td>1</td>
<td>02</td>
<td>–</td>
<td>0</td>
</tr>
</tbody>
</table>
Simple Memory System Cache

Cache

- 16 lines
- 4-byte line size
- Direct mapped

![Diagram of cache organization]

<table>
<thead>
<tr>
<th>PPO</th>
<th>PPN</th>
<th>CT</th>
<th>CI</th>
<th>CO</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image" alt="Binary representation of cache lines" /></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Idx</th>
<th>Tag</th>
<th>Valid</th>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19</td>
<td>1</td>
<td>99</td>
<td>11</td>
<td>23</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>1B</td>
<td>1</td>
<td>00</td>
<td>02</td>
<td>04</td>
<td>08</td>
</tr>
<tr>
<td>3</td>
<td>36</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>4</td>
<td>32</td>
<td>1</td>
<td>43</td>
<td>6D</td>
<td>8F</td>
<td>09</td>
</tr>
<tr>
<td>5</td>
<td>0D</td>
<td>1</td>
<td>36</td>
<td>72</td>
<td>F0</td>
<td>1D</td>
</tr>
<tr>
<td>6</td>
<td>31</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>1</td>
<td>11</td>
<td>C2</td>
<td>DF</td>
<td>03</td>
</tr>
</tbody>
</table>
Address Translation Example #2

Virtual Address 0x0B8F

Virtual Address 0x0B8F

Physical Address
Simple Memory System TLB

TLB

- 16 entries
- 4-way associative

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>03</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>03</td>
<td>2D</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>07</td>
<td>–</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>09</td>
<td>0D</td>
<td>1</td>
</tr>
<tr>
<td>02</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>08</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>03</td>
<td>0D</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>04</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>06</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>0A</td>
<td>34</td>
<td>1</td>
</tr>
<tr>
<td>02</td>
<td>–</td>
<td>0</td>
</tr>
</tbody>
</table>
Simple Memory System Cache

Cache
- 16 lines
- 4-byte line size
- Direct mapped

<table>
<thead>
<tr>
<th>idx</th>
<th>tag</th>
<th>valid</th>
<th>b0</th>
<th>b1</th>
<th>b2</th>
<th>b3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19</td>
<td>1</td>
<td>99</td>
<td>11</td>
<td>23</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1B</td>
<td>1</td>
<td>00</td>
<td>02</td>
<td>04</td>
<td>08</td>
</tr>
<tr>
<td>3</td>
<td>36</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>32</td>
<td>1</td>
<td>43</td>
<td>6D</td>
<td>8F</td>
<td>09</td>
</tr>
<tr>
<td>5</td>
<td>0D</td>
<td>1</td>
<td>36</td>
<td>72</td>
<td>F0</td>
<td>1D</td>
</tr>
<tr>
<td>6</td>
<td>31</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>1</td>
<td>11</td>
<td>C2</td>
<td>DF</td>
<td>03</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>idx</th>
<th>tag</th>
<th>valid</th>
<th>b0</th>
<th>b1</th>
<th>b2</th>
<th>b3</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>24</td>
<td>1</td>
<td>3A</td>
<td>00</td>
<td>51</td>
<td>89</td>
</tr>
<tr>
<td>9</td>
<td>2D</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>2D</td>
<td>1</td>
<td>93</td>
<td>15</td>
<td>DA</td>
<td>3B</td>
</tr>
<tr>
<td>B</td>
<td>0B</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>12</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>16</td>
<td>1</td>
<td>04</td>
<td>96</td>
<td>34</td>
<td>15</td>
</tr>
<tr>
<td>E</td>
<td>13</td>
<td>1</td>
<td>83</td>
<td>77</td>
<td>1B</td>
<td>D3</td>
</tr>
<tr>
<td>F</td>
<td>14</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Address Translation Example #3

Virtual Address 0x0020

<table>
<thead>
<tr>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

VPN 0x00 TLBI 0 TLBT 0x00 TLB Hit? NO Page Fault? NO PPN: 0x28

Physical Address

<table>
<thead>
<tr>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Offset 0 CI 0x8 CT 0x28 Hit? NO Byte: MEM

PPN ___ PPO ___ CO __ CI ___ CT ___ TLBI ___ TLBT ___
Multi-Level Page Tables

Given:
- 4KB (2^{12}) page size
- 48-bit address space
- 4-byte PTE

Problem:
- Would need a 256 GB page table!
  - \(2^{48} \times 2^{-12} \times 2^2 = 2^{38}\) bytes

Common solution
- Multi-level page tables
- Example: 2-level page table
  - Level 1 table: each PTE points to a page table (memory resident)
  - Level 2 table: Each PTE points to a page (paged in and out like other data)
A Two-Level Page Table Hierarchy

Level 1 page table
- PTE 0
- PTE 1
- PTE 2 (null)
- PTE 3 (null)
- PTE 4 (null)
- PTE 5 (null)
- PTE 6 (null)
- PTE 7 (null)
- PTE 8
- (1K - 9) null PTEs

Level 2 page tables
- PTE 0
- ... 
- PTE 1023

Virtual memory
- VP 0
- ... 
- VP 1023
- VP 1024
- ... 
- VP 2047
- Gap
- 1023 unallocated pages
- VP 9215
- 6K unallocated VM pages
- 2K allocated VM pages for code and data
- 1023 unallocated pages
- 1 allocated VM page for the stack

Virtual memory
- VP 0
- ... 
- VP 1023
- VP 1024
- ... 
- VP 2047
- Gap
- 1023 unallocated pages
- VP 9215
- 6K unallocated VM pages
- 2K allocated VM pages for code and data
- 1023 unallocated pages
- 1 allocated VM page for the stack
Translating with a k-level Page Table

VIRTUAL ADDRESS

VPN 1  VPN 2  ...  VPN k  VPO

Level 1 page table  Level 2 page table  ...  Level k page table

PHYSICAL ADDRESS

PPN  PPO
Summary

Programmer’s View of Virtual Memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

System View of Virtual Memory

- Uses memory efficiently by caching virtual memory pages stored on disk.
  - Efficient only because of locality
- Simplifies memory management in general, linking, loading, sharing, and memory allocation in particular.
- Simplifies protection by providing a convenient interpositioning point to check permissions.